Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 1K Byte Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Three PWM Channels
 - 8-channel ADC in TQFP and MLF package Six Channels 10-bit Accuracy Two Channels 8-bit Accuracy
 - 6-channel ADC in PDIP package
 Four Channels 10-bit Accuracy
 Two Channels 8-bit Accuracy
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-lead PDIP, 32-lead TQFP, and 32-pad MLF
- Operating Voltages
 - 2.7 5.5V (ATmega8L)
 - 4.5 5.5V (ATmega8)
- Speed Grades
 - 0 8 MHz (ATmega8L)
 - 0 16 MHz (ATmega8)
- Power Consumption at 4 Mhz, 3V, 25°C
 - Active: 3.6 mA
 - Idle Mode: 1.0 mA
 - Power-down Mode: 0.5 µA



8-bit **AVR**[®] with 8K Bytes In-System Programmable Flash

ATmega8 ATmega8L

Preliminary

Summary




Note: This is a summary document. A complete document is available on our web site at *www.atmel.com*.

Rev. 2486IS-AVR-12/02



Pin Configurations




² ATmega8(L)

Overview

The ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and MLF packages) where four (six) channels have 10-bit accuracy and two channels have 8-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash Memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega8 AVR is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

Disclaimer Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Pin Descriptions

Digital supply voltage.
Ground.
Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Depending on the clock selection fuse settings, PB6 can be used as input to the invert- ing Oscillator amplifier and input to the internal clock operating circuit.
Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.
If the Internal Calibrated RC Oscillator is used as chip clock source, PB76 is used as TOSC21 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.
The various special features of Port B are elaborated on page 56.
Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.
If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electri- cal characteristics of PC6 differ from those of the other pins of Port C.
If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a Reset.
The various special features of Port C are elaborated on page 59.
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port D also serves the functions of various special features of the ATmega8 as listed on page 61.
Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.
Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
Output from the inverting Oscillator amplifier.





AVCC	AVCC is the supply voltage pin for the A/D Converter, Port C (30), and ADC (76). It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that Port C (54) use digital supply voltage, V_{CC} .
AREF	AREF is the analog reference pin for the A/D Converter.
ADC76 (TQFP and MLF Package Only)	In the TQFP and MLF package, ADC76 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.
About Code Examples	This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	т	н	S	V	N	Z	с	9
0x3E (0x5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved		1	1	1	r	1	1	1	
0x3B (0x5B)	GICR	INT1	INT0	-	-	-	-	IVSEL	IVCE	47, 65
0x3A (0x5A)	GIFR	INTF1	INTF0	-	-	-	-	-	-	66
0x39 (0x59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	70, 100, 120
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	71, 101, 120
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	208
0x36 (0x56) 0x35 (0x55)	TWCR MCUCR	TWINT	TWEA SM2	TWSTA SM1	TWSTO SM0	TWWC ISC11	TWEN ISC10	ISC01	TWIE ISC00	167 31, 64
0x35 (0x55) 0x34 (0x54)	MCUCSR	-	-	-	-	WDRF	BORF	EXTRF	PORF	31, 64
0x33 (0x53)	TCCR0	_	_	_	_	-	CS02	CS01	CS00	70
0x32 (0x52)	TCNT0				Timer/Cou	nter0 (8 Bits)	0002	0001	0000	70
0x31 (0x51)	OSCCAL					ibration Register				29
0x30 (0x50)	SFIOR	-	-	-	ADHSM	ACME	PUD	PSR2	PSR10	56, 73, 121, 188
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	95
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	98
0x2D (0x4D)	TCNT1H			Time	er/Counter1 – Co	unter Register Hig	gh Byte			99
0x2C (0x4C)	TCNT1L				er/Counter1 – Co	•				99
0x2B (0x4B)	OCR1AH			Timer/Co	unter1 – Output C	ompare Register	A High Byte			99
0x2A (0x4A)	OCR1AL				unter1 – Output C					99
0x29 (0x49)	OCR1BH				unter1 – Output C		· · ·			99
0x28 (0x48)	OCR1BL				unter1 – Output C					99
0x27 (0x47)	ICR1H				Counter1 – Input					100
0x26 (0x46)	ICR1L				Counter1 – Input	· · · · ·				100
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	115
0x24 (0x44)	TCNT2			т.		nter2 (8 Bits)	riotor			117
0x23 (0x43) 0x22 (0x42)	OCR2 ASSR	_	_	-	mer/Counter2 Ou		TCN2UB	OCR2UB	TCR2UB	117 117
0x22 (0x42) 0x21 (0x41)	WDTCR	_	_	_	WDCE	AS2 WDE	WDP2	WDP1	WDP0	41
	UBRRH	URSEL	_		-	WDL		R[11:8]	WDFU	154
0x20 ⁽¹⁾ (0x40) ⁽¹⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	152
0x1F (0x3F)	EEARH	-	-	_	_	_	_	_	EEAR8	18
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	18
0x1D (0x3D)	EEDR				EEPROM	Data Register				18
0x1C (0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	18
0x1B (0x3B)	Reserved									
0x1A (0x3A)	Reserved									
0x19 (0x39)	Reserved					1				
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	63
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	63
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	63
0x15 (0x35)	PORTC	-	PORTC6 DDC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	63 63
0x14 (0x34)	DDRC PINC	-	PINC6	DDC5 PINC5	DDC4 PINC4	DDC3 PINC3	DDC2 PINC2	DDC1 PINC1	DDC0 PINC0	63
0x13 (0x33) 0x12 (0x32)	PINC	– PORTD7	PINC6 PORTD6	PINC5 PORTD5	PINC4 PORTD4	PINC3 PORTD3	PINC2 PORTD2	PINC1 PORTD1	PINC0 PORTD0	63
0x12 (0x32) 0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	63
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	63
0x0F (0x2F)	SPDR					ta Register				128
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	_	-	-	SPI2X	128
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	126
0x0C (0x2C)	UDR		•	•		Data Register	·	•	·	149
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	150
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	151
0x09 (0x29)	UBRRL				USART Baud Ra	te Register Low E	Byte			154
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	189
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	200
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	202
0x05 (0x25)	ADCH					gister High Byte				203
0x04 (0x24)	ADCL					egister Low Byte				203
0x03 (0x23)	TWDR			1	wo-wire Serial In					169 169
		TWA6	TWA5	T TWA4		* ·	ister TWA1	TWA0	TWGCE	





Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	168
0x00 (0x20)	TWBR		Two-wire Serial Interface Bit Rate Register							167

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

Instruction Set Summary

ARITHMETIC AND L	Operands	Description	Operation	Flags	#Clocks
	OGIC INSTRUCTIONS	8			-
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \gets Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:\!Rdl \gets Rdh:\!RdI + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \gets Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \gets Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \gets Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
CLR	Rd			Z,N,V	1
SER	Rd	Clear Register Set Register	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow 0xFF$	Z,N,V None	1
				Z,C	2
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$		
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT				1	-
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)		None	2
JMP	k	Direct Jump		None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS					
SBIS BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
	s, k s, k	Branch if Status Flag Set Branch if Status Flag Cleared	if $(SREG(s) = 1)$ then PC \leftarrow PC+k + 1 if $(SREG(s) = 0)$ then PC \leftarrow PC+k + 1	None None	1/2 1/2
BRBS					
BRBS BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BRBS BRBC BREQ	s, k k	Branch if Status Flag Cleared Branch if Equal	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$ if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None None	1/2 1/2
BRBS BRBC BREQ BRNE	s, k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	$\begin{array}{l} \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC}{\leftarrow}\text{PC}{+}k+1 \\ \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}{+}k+1 \\ \\ \text{if } (\text{Z}=0) \text{ then } \text{PC} \leftarrow \text{PC}{+}k+1 \end{array}$	None None None	1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS	s, k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}{\leftarrow}\text{PC}{+}k+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \\ \\ \\ \text{if } (C=1) \text{ then } \text{PC} \leftarrow \text{PC} + k+1 \end{array}$	None None None None	1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC	s, k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \end{array}$	None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO	s, k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI	s, k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+\text{k}+1 \end{array}$	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL	s, k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	s, k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \end{array}$	None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT	s, k k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS	s, k k k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \\ \\ \text{if } (H=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLD BRPL BRPL BRGE BRLT BRHS BRHC	s, k k k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\label{eq:constraint} \begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRNI BRPL BRGE BRLT BRHS BRHC BRTS	s, k k k k k k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	$\label{eq:constraint} \begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (T=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLD BRPL BRPL BRGE BRLT BRHS BRHC	s, k k k k k k k k k k k k k k k k	Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\label{eq:constraint} \begin{array}{l} \text{if } (\text{SREG}(s)=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (Z=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (C=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (N\oplus V=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=1) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \text{if } (H=0) \text{ then } \text{PC}\leftarrow\text{PC}+k+1 \\ \end{array}$	None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ($I = 0$) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD LDS	Rd, Z+q	Load Indirect with Displacement Load Direct from SRAM	$Rd \leftarrow (Z + q)$	None	2
ST	Rd, k X, Rr	Store Indirect	$\begin{array}{c} Rd \leftarrow (k) \\ (X) \leftarrow Rr \end{array}$	None None	2
ST					2
ST	X+, Rr - X, Rr	Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow \operatorname{Rr}$	None None	2
ST	Y, Rr	Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - I, (X) \leftarrow RI \\ (Y) \leftarrow Rr \end{array}$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \gets P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \gets Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \gets STACK$	None	2
BIT AND BIT-TEST					2
	INSTRUCTIONS				2
SBI	INSTRUCTIONS P,b	Set Bit in I/O Register	$I/O(P,b) \gets 1$	None	2
SBI CBI	P,b P,b	Set Bit in I/O Register Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None None	1
SBI CBI LSL	P,b P,b Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left	$\begin{split} & I/O(P,b) \gets 0 \\ & Rd(n{+}1) \gets Rd(n), Rd(0) \gets 0 \end{split}$	None None Z,C,N,V	2
SBI CBI LSL LSR	P,b P,b Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right	$\begin{split} & I/O(P,b) \leftarrow 0 \\ & Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ & Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \end{split}$	None None Z,C,N,V Z,C,N,V	2 2 1 1
SBI CBI LSL LSR ROL	P,b P,b Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry	$\begin{split} & I/O(P,b) \leftarrow 0 \\ & Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ & Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ & Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \end{split}$	None None Z,C,N,V Z,C,N,V Z,C,N,V	2 2 1 1 1 1
SBI CBI LSL LSR ROL ROR	P,b P,b Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry	$\begin{split} & I/O(P,b) \leftarrow 0 \\ & Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ & Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ & Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ & Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \end{split}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 2 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR	P,b P,b Rd Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right	$\begin{split} & I/O(P,b) \leftarrow 0 \\ & Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ & Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ & Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ & Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ & Rd(n) \leftarrow Rd(n+1), n=06 \end{split}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V	2 2 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP	P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles	$\begin{array}{l} I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \end{array}$	None None Z,C,N,V	2 2 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET	P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd S	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set	$\begin{array}{l} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=06 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s)	2 2 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR	P,b P,b Rd Rd Rd Rd Rd Rd Rd S S	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear	$\begin{array}{l} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s)	2 2 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \\ \text{Rd(n+1)} \leftarrow \text{Rd(n), Rd(0)} \leftarrow 0 \\ \\ \text{Rd(n)} \leftarrow \text{Rd(n+1), Rd(7)} \leftarrow 0 \\ \\ \text{Rd(0)} \leftarrow \text{C,Rd(n+1)} \leftarrow \text{Rd(n), C} \leftarrow \text{Rd(7)} \\ \\ \text{Rd(7)} \leftarrow \text{C,Rd(n)} \leftarrow \text{Rd(n+1), C} \leftarrow \text{Rd(0)} \\ \\ \text{Rd(n)} \leftarrow \text{Rd(n+1), n=0.6} \\ \\ \text{Rd(30)} \leftarrow \text{Rd(74), Rd(74)} \leftarrow \text{Rd(30)} \\ \\ \text{SREG(s)} \leftarrow 1 \\ \\ \text{SREG(s)} \leftarrow 0 \\ \\ \text{T} \leftarrow \text{Rr(b)} \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T	2 2 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD	P,b P,b Rd Rd Rd Rd Rd Rd Rd S S	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG(s)} \leftarrow 1 \\ \text{SREG(s)} \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry	$\begin{array}{c} \text{I/O(P,b)}\leftarrow0\\ \\ \text{Rd}(n+1)\leftarrow\text{Rd}(n),\text{Rd}(0)\leftarrow0\\ \\ \text{Rd}(n)\leftarrow\text{Rd}(n+1),\text{Rd}(7)\leftarrow0\\ \\ \text{Rd}(0)\leftarrow\text{C},\text{Rd}(n+1)\leftarrow\text{Rd}(n),\text{C}\leftarrow\text{Rd}(7)\\ \\ \text{Rd}(7)\leftarrow\text{C},\text{Rd}(n)\leftarrow\text{Rd}(n+1),\text{C}\leftarrow\text{Rd}(0)\\ \\ \text{Rd}(n)\leftarrow\text{Rd}(n+1),\text{n=}0.6\\ \\ \text{Rd}(30)\leftarrow\text{Rd}(74),\text{Rd}(74)\leftarrow\text{Rd}(30)\\ \\ \text{SREG}(s)\leftarrow1\\ \\ \text{SREG}(s)\leftarrow0\\ \\ \text{T}\leftarrow\text{Rt}(b)\\ \\ \text{Rd}(b)\leftarrow\text{T}\\ \\ \text{C}\leftarrow1\\ \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C C C C C	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Isore from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N N	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$\begin{array}{c} \text{I/O(P,b)} \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N Z	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N N	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit Ioad from T to Register Set Carry Clear Carry Set Negative Flag Clear Flag Clear Set Zero Flag Global Interrupt Enable	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \\ \text{I} \leftarrow 1 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N Z	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Flag Clear Flag Global Interrupt Enable Global Interrupt Disable	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \\ \text{I} \leftarrow 1 \\ \text{I} \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N Z Z I	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Plag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \\ \text{I} \leftarrow 1 \\ \text{I} \leftarrow 0 \\ \text{S} \leftarrow 1 \\ \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N Z I S	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES CLS	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Flag Clear Flag Clear Set Set Carry Set	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow C, \text{Rd}(n+1) \leftarrow \text{Rd}(n), C \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow C, \text{Rd}(n) \leftarrow \text{Rd}(n+1), C \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \\ \text{I} \leftarrow 1 \\ \text{I} \leftarrow 0 \\ \text{S} \leftarrow 1 \\ \text{S} \leftarrow 0 \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N Z I S S S S S	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLC SEN CLN SEZ CLZ SEI CLI SES	P,b P,b Rd Rd Rd Rd Rd Rd S s Rr, b	Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Plag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c} \text{I/O}(P,b) \leftarrow 0 \\ \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{Rd}(7) \leftarrow 0 \\ \text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7) \\ \text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n+1), \text{C} \leftarrow \text{Rd}(0) \\ \text{Rd}(n) \leftarrow \text{Rd}(n+1), n=0.6 \\ \text{Rd}(30) \leftarrow \text{Rd}(74), \text{Rd}(74) \leftarrow \text{Rd}(30) \\ \text{SREG}(s) \leftarrow 1 \\ \text{SREG}(s) \leftarrow 0 \\ \text{T} \leftarrow \text{Rr}(b) \\ \text{Rd}(b) \leftarrow \text{T} \\ \text{C} \leftarrow 1 \\ \text{C} \leftarrow 0 \\ \text{N} \leftarrow 1 \\ \text{N} \leftarrow 0 \\ \text{Z} \leftarrow 1 \\ \text{Z} \leftarrow 0 \\ \text{I} \leftarrow 1 \\ \text{I} \leftarrow 0 \\ \text{S} \leftarrow 1 \\ \end{array}$	None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V SREG(s) SREG(s) T None C C N N Z I S	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	Н	1
MCU CONTROL I	NSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5	ATmega8L-8AC	32A	Commercial
		ATmega8L-8PC	28P3	(0°C to 70°C)
		ATmega8L-8MC	32M1-A	
		ATmega8L-8AI	32A	Industrial
		ATmega8L-8PI	28P3	(-40°C to 85°C)
		ATmega8L-8MI	32M1-A	
16	4.5 - 5.5	ATmega8-16AC	32A	Commercial
		ATmega8-16PC	28P3	(0°C to 70°C)
		ATmega8-16MC	32M1-A	
		ATmega8-16AI	32A	Industrial
		ATmega8-16PI	28P3	(-40°C to 85°C)
		ATmega8-16MI	32M1-A	


Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF)

Packaging Information

32A

32-lead, Thin (1.0mm) Plastic Quad Flatpack (TQFP), 7x7mm body, 2.0mm footprint, 0.8mm pitch. Dimensions in Millimeters and (Inches)* JEDEC STADARD MS-026 ABA







*Controlling dimensions: Millimeters





28-lead, Plastic Dual Inline Package (PDIP), 0.300" Wide, (0.288" body width) Dimensions in Millimeters and (Inches)*






*Controlling dimension: Inches

REV. A 04/11/2001

14 ATmega8(L)

2486IS-AVR-12/02









Data Sheet Change Log for ATmega8

Changes from Rev. 2486B-12/01 to Rev. 2486C-03/02 This document contains a log on the changes made to the data sheet for ATmega8.

All page numbers refers to this document.

1 Updated TWI Chapter.

More details regarding use of the TWI Power-down operation and using the TWI as Master with low TWBRR values are added into the data sheet.

Added the note at the end of the "Bit Rate Generator Unit" on page 165.

Added the description at the end of "Address Match Unit" on page 166.

2 Updated Description of OSCCAL Calibration Byte.

In the data sheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections:

Improved description of "Oscillator Calibration Register – OSCCAL" on page 29 and "Calibration Byte" on page 218.

3 Added Some Preliminary Test Limits and Characterization Data.

Removed some of the TBD's in the following tables and pages:

Table 3 on page 24, Table 15 on page 36, Table 16 on page 40, Table 17 on page 42, Table 99 on page 233, "DC Characteristics $T_A = -40$ °C to 85°C, $V_{CC} = 2.7V$ to 5.5V (unless otherwise noted)" on page 234, Table 100 on page 236, and Table 103 on page 238.

4 Updated Programming Figures.

Figure 104 on page 219 and Figure 112 on page 229 are updated to also reflect that AVCC must be connected during Programming mode.

5 Added a Description on how to Enter Parallel Programming Mode if RESET Pin is Disabled or if External Oscillators are Selected.

Added a note in section "Enter Programming Mode" on page 221

Changes from Rev. 2486C-03/02 to Rev. 2486D-03/02 All page numbers refers to this document.

1 Updated Typical Start-up Times.

The following tables has been updated:

Table 5, "Start-up Times for the Crystal Oscillator Clock Selection," on page 26, Table 6, "Start-up Times for the Low-frequency Crystal Oscillator Clock Selection," on page 26, Table 8, "Start-up Times for the External RC Oscillator Clock Selection," on page 27, and Table 12, "Start-up Times for the External Clock Selection," on page 30.

2 Added "ATmega8 Typical Characteristics – Preliminary Data" on page 241.

Changes from Rev. 2486D-03/02 to Rev. 2486E-06/02

Changes from Rev	
2486E-06/02 to Rev	٧.
2486F-07/02	

All page numbers refers to this document.

1 Updated Some Preliminary Test Limits and Characterization Data

The following tables have been updated:

Table 15, "Reset Characteristics," on page 36, Table 16, "Internal Voltage Reference Characteristics," on page 40, DC Characteristics on page 234, Table , "ADC Characteristics – Preliminary Data," on page 240.

2 Changes in External Clock Frequency

Added the description at the end of "External Clock" on page 30. Added period changing data in Table 100, "External Clock Drive," on page 236.

3 Updated TWI Chapter

More details regarding use of the TWI bit rate prescaler and a Table 65, "TWI Bit Rate Prescaler," on page 169.

All page numbers refers to this document.

- 1 Changes in "Digital Input Enable and Sleep Modes" on page 53.
- 2 Addition of OCS2 in "MOSI/OC2 Port B, Bit 3" on page 57.

3 The following tables has been updated:

Table 51, "CPOL and CPHA Functionality," on page 129, Table 59, "UCPOL Bit Settings," on page 154, Table 72, "Analog Comparator Multiplexed Input⁽¹⁾," on page 190, Table 73, "ADC Conversion Time," on page 195, Table 75, "Input Channel Selections," on page 201, and Table 84, "Explanation of Different Variables used in Figure 103 and the Mapping to the Z-pointer," on page 215.

- 5 Changes in "Reading the Calibration Byte" on page 227.
- 6 Corrected Errors in Cross References.

All page numbers refers to this document.

- 1 Updated Table 104, "ADC Characteristics," on page 240.
- 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

Changes from Rev. 2486G-09/02 to Rev. 2486H-09/02

Changes from Rev.

2486F-07/02 to Rev.

2486G-09/02

Changes from Rev. 2486H-09/02 to Rev. 2486I-12/02 1. Added errat for Rev D, E, and F on page 18.





Erratas The revision letter in this section refers to the revision of the ATmega8 device.

ATmega8 Rev. D, E, and F • CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

1. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32 KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

Problem fix/Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8 Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8 Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

